## DATA SHEET



## TZA3012AHW 30 Mbits/s up to 3.2 Gbits/s A-rate ${ }^{\text {TM }}$ fibre optic receiver

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic receiver

## FEATURES

- Single 3.3 V power supply
- $\mathrm{I}^{2} \mathrm{C}$-bus and pin programmable fibre optic receiver.


## Dual limiter features

- Dual limiting input with 12 mV sensitivity
- Received Signal Strength Indicator (RSSI)
- Loss Of Signal (LOS) indicator with threshold adjust
- Differential overvoltage protection.


## Data and clock recovery features

- Supports SHD/SONET rates at 155.52, 622.08, 2488.32 and 2666.06 Mbits/s (STM16/OC48 + FEC)
- Supports Gigabit Ethernet at 1250 and 3125 Mbits/s
- Supports Fibre Channel at 1062.5 and 2125 Mbits/s
- ITU-T compliant jitter tolerance
- Frequency lock indicator
- Stable clock signal at the absence of input data
- Recovered data and clock loop mode outputs.


## Demultiplexer features

- $1: 16,1: 10,1: 8$ or $1: 4$ demultiplexing ratio
- LVPECL or CML demultiplexer outputs
- Frame detection for SDH/SONET and GE frames
- Parity bit generation
- Loop mode inputs on demultiplexer.


## Additional features with the I2C-bus

- A-rate ${ }^{T M(1)}$ : supports any bit rate from $30 \mathrm{Mbits} / \mathrm{s}$ to 3.2 Gbits/s with one single reference frequency
- Programmable with frequency resolution of 10 Hz
- 4 reference frequency ranges
- Adjustable swing of data, clock and parallel outputs
- Programmable polarity of all RF I/Os
- Swap of all RF I/O's for optimal connectivity
- Swap of parallel bus for optimal connectivity
- Slice level adjustment to improve Bit Error Rate (BER)
- Mute function for a forced logic 0 output state
- Programmable parity
- Programmable 32 bits frame detection.


## APPLICATIONS

- Any optical transmission system with bit rates between $30 \mathrm{Mbits} / \mathrm{s}$ and 3.2 Gbits/s
- Physical interface IC in receive channels
- Transponder applications
- Dense Wavelength Division Multiplexing (DWDM) systems.
(1) A-rate is a trademark of Philips Semiconductors


## GENERAL DESCRIPTION

The TZA3012AHW is a fully integrated optical network receiver, containing a dual limiter, Data and Clock Recovery (DCR) and a demultiplexer with the ratios $1: 16,1: 10,1: 8$ or $1: 4$.

The A-rate feature allows the IC to operate at any bit rate between $30 \mathrm{Mbits} / \mathrm{s}$ and $3.2 \mathrm{Gbits} / \mathrm{s}$ with one single reference frequency. The receiver supports loop modes with serial clock and data inputs and outputs. All clock signals are generated using a fractional N synthesizer with 10 Hz resolution giving a true, continuous rate operation. For full configuration flexibility, the receiver can be programmed via the $\mathrm{I}^{2} \mathrm{C}$-bus.

## ORDERING INFORMATION

| TYPE <br> NUMBER | PACKAGE |  |  |
| :---: | :---: | :---: | :---: |
|  | NAME | DESCRIPTION | VERSION |
| TZA3012AHW | HTQFP100 | plastic, heatsink thin quad flat package; 100 leads; <br> body $14 \times 14 \times 1.0 \mathrm{~mm}$ | SOT638-1 |



PINNING

| SYMBOL | PIN | DESCRIPTION |
| :--- | :---: | :--- |
| V $_{\text {EE }}$ | die <br> pad | common ground plane |
| V $_{\text {CCD }}$ | 1 | supply voltage (digital part) |
| PRSCLO | 2 | prescaler output |
| PRSCLOQ | 3 | prescaler output inverted |
| UI | 4 | user interface selection input |
| LOS1 | 5 | LOS output of first input channel |
| RSSI1 | 6 | received signal strength indicator <br> output of first input channel |
| LOSTH1 | 7 | LOS threshold input for first input <br> channel |
| $V_{\text {CCA }}$ | 8 | supply voltage (analog part) |
| IN1 | 9 | input of first channel |
| IN1Q | 10 | input of first channel inverted |
| $V_{\text {CCA }}$ | 11 | supply voltage (analog part) |
| INSEL | 12 | input selector |
| WINSIZE | 13 | wide and narrow frequency detect <br> window selection input |
| RREF | 14 | reference resistor input |
| $V_{\text {CCA }}$ | 15 | supply voltage (analog part) |
| IN2 | 16 | input of second channel |
| IN2Q | 17 | input of second channel inverted |
| $V_{\text {CCA }}$ | 18 | supply voltage (analog part) |
| LOSTH2 | 19 | LOS threshold input for second input <br> channel |
| RSSI2 | 20 | received signal strength indicator <br> output of second input channel |
| LOS2 | 21 | LOS output of second input channel |
| CS(DR0) | 22 | chip select (data rate select 0) |


| SYMBOL | PIN | DESCRIPTION |
| :--- | :---: | :--- |
| SDA(DR1) | 23 | I²-bus serial data (data rate <br> select 1) |
| SCL(DR2) | 24 | I²C-bus serial clock (data rate <br> select 2) |
| V $_{\text {DD }}$ | 25 | supply voltage (digital) |
| V $_{\text {EE }}$ | 26 | ground |
| INWINDOW | 27 | frequency window detector output |
| i.c. | 28 | internally connected |
| i.c. | 29 | internally connected |
| DMXR0 | 30 | DEMUX ratio select 0 |
| DMXR1 | 31 | DEMUX ratio select 1 |
| VCCO | 32 | supply voltage (clock generator) |
| CREF | 33 | reference clock input |
| CREFQ | 34 | reference clock input inverted |
| V $_{\text {CCD }}$ | 35 | supply voltage (digital part) |
| FP | 36 | frame pulse output |
| FPQ | 37 | frame pulse output inverted |
| PARITY | 38 | parity output |
| PARITYQ | 39 | parity output inverted |
| V $_{\text {CCD }}$ | 40 | supply voltage (digital part) |
| POCLK | 41 | parallel clock output |
| POCLKQ | 42 | parallel clock output inverted |
| V $_{\text {CCD }}$ | 43 | supply voltage (digital part) |
| D00 | 44 | parallel data output 00 |
| D00Q | 45 | parallel data output 00 inverted |
| D01 | 46 | parallel data output 01 |
| D01Q | 47 | parallel data output 01 inverted |
| D02 | 48 | parallel data output 02 |
| D02Q | 49 | parallel data output 02 inverted |
| $V_{\text {EE }}$ | 50 | ground |
|  |  |  |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

 A-rate ${ }^{\text {TM }}$ fibre optic receiver| SYMBOL | PIN | DESCRIPTION |
| :--- | :---: | :--- |
| V $_{\text {CCD }}$ | 51 | supply voltage (digital part) |
| ENBA | 52 | byte alignment enable input |
| D03 | 53 | parallel data output 03 |
| D03Q | 54 | parallel data output 03 inverted |
| D04 | 55 | parallel data output 04 |
| D04Q | 56 | parallel data output 04 inverted |
| D05 | 57 | parallel data output 05 |
| D05Q | 58 | parallel data output 05 inverted |
| D06 | 59 | parallel data output 06 |
| D06Q | 60 | parallel data output 06 inverted |
| D07 | 61 | parallel data output 07 |
| D07Q | 62 | parallel data output 07 inverted |
| V $_{\text {EE }}$ | 63 | ground |
| D08 | 64 | parallel data output 08 |
| D08Q | 65 | parallel data output 08 inverted |
| D09 | 66 | parallel data output 09 |
| D09Q | 67 | parallel data output 09 inverted |
| D10 | 68 | parallel data output 10 |
| D10Q | 69 | parallel data output 10 inverted |
| D11 | 70 | parallel data output 11 |
| D11Q | 71 | parallel data output 11 inverted |
| D12 | 72 | parallel data output 12 |
| D12Q | 73 | parallel data output 12 inverted |
| V $_{\text {EE }}$ | 74 | ground |
| V $_{\text {CCD }}$ | 75 | supply voltage (digital part) |
| V $_{\text {CCD }}$ | 76 | supply voltage (digital part) |
|  |  |  |


| SYMBOL | PIN | DESCRIPTION |
| :--- | :---: | :--- |
| D13 | 77 | parallel data output 13 |
| D13Q | 78 | parallel data output 13 inverted |
| D14 | 79 | parallel data output 14 |
| D14Q | 80 | parallel data output 14 inverted |
| D15 | 81 | parallel data output 15 |
| D15Q | 82 | parallel data output 15 inverted |
| V $_{\text {CCD }}$ | 83 | supply voltage (digital part) |
| CLOOP | 84 | loop mode clock input |
| CLOOPQ | 85 | loop mode clock input inverted |
| V CCD | 86 | supply voltage (digital part) |
| DLOOP | 87 | loop mode data input |
| DLOOPQ | 88 | loop mode data input inverted |
| $V_{\text {CCD }}$ | 89 | supply voltage (digital part) |
| ENLOUTQ | 90 | line loop back enable input (active <br> LOW) |
| ENLINQ | 91 | diagnostic loop back enable input <br> (active LOW) |
| INT | 92 | interrupt output |
| $V_{\text {CCD }}$ | 93 | supply voltage (digital part) |
| COUT | 94 | recovered clock output |
| COUTQ | 95 | recovered clock output inverted |
| $V_{\text {CCD }}$ | 96 | supply voltage (digital part) |
| DOUT | 97 | recovered data output |
| DOUTQ | 98 | recovered data output inverted |
| $V_{\text {CCD }}$ | 99 | supply voltage (digital part) |
| $V_{\text {EE }}$ | 100 | ground |
|  |  |  |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic receiver


Fig. 2 Pin configuration.

## FUNCTIONAL DESCRIPTION

The TZA3012AHW receives data from an incoming bit stream with a bit rate from $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s. The IC has two limiting amplifier inputs. A DCR section synchronizes the internal clock generator with the incoming data. The recovered serial data and clock are demultiplexed with a ratio of $1: 16,1: 10,1: 8$ or $1: 4$.

## Configuring the TZA3012AHW by $\mathrm{I}^{2} \mathrm{C}$-bus or by pins

The IC features two types of user interface, $\mathrm{I}^{2} \mathrm{C}$-bus control or pin programming. Interface selection is set by pin UI (User Interface); see Table 1. The $\mathrm{I}^{2} \mathrm{C}$-bus control is operational and A-rate functionality is enabled if pin UI is left open or connected to $\mathrm{V}_{\mathrm{CC}}$. If pin UI is connected to $\mathrm{V}_{\mathrm{EE}}$ pins DR0, DR1 and DR2 are available for selection of eight pre-programmed bit rates.

Table 1 Truth table for pin UI

| UI | MODE | PIN 22 | PIN 23 | PIN 24 |
| :---: | :---: | :---: | :---: | :---: |
| LOW | pre-programmed | DR0 | DR1 | DR2 |
| HIGH | I$^{2}$ C-bus control | CS | SDA | SCL |

In $\mathrm{I}^{2} \mathrm{C}$-bus control mode, the chip is configured by using the $I^{2} \mathrm{C}$-bus pins SDA and SCL. Pin CS (chip select) has to be HIGH during $\mathrm{I}^{2} \mathrm{C}$-bus read or write actions. When pin CS is set LOW, the programmed configuration remains active, but signals SDA and SCL are ignored. In this way, all ICs in the application with the same $\mathrm{I}^{2} \mathrm{C}$-bus address (e.g. other TZA3012) are individually accessible. The $\mathrm{I}^{2} \mathrm{C}$-bus address is given in Table 2.

Table 2 I2C-bus address of TZA3012AHW

| A6 | A5 | A4 | A3 | A2 | A1 | A0 | R/ $\overline{\mathbf{W}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | $X$ |

A detailed list of all $I^{2} \mathrm{C}$-bus registers and the meaning of their contents can be found in Chapter "I²C-bus registers". Some functions of the TZA3012AHW can be controlled by using a pin or the $\mathrm{I}^{2} \mathrm{C}$-bus. In these cases, an extra $\mathrm{I}^{2} \mathrm{C}$-bus bit called $\mathrm{I} 2 \mathrm{C}<$ pinname> is available to set the control to the pin or to the $\mathrm{I}^{2} \mathrm{C}$-bus bit (default is pin programmable).
If no $I^{2} \mathrm{C}$-bus control is present in the application, the IC is applicable in the 'pre-programmed mode', but with reduced functionality. The redefined pins DR0, DR1 and DR2 act as standard CMOS inputs that select any of the pre-programmed bit rates from Table 3 with an applied reference frequency of 19.44 MHz .

Table 3 Truth table for pins DR2, DR1 and DR0 ( $\mathrm{UI}=\mathrm{V}_{\mathrm{EE}}$ )

| DR2 | DR1 | DR0 | PROTOCOL | BIT RATE <br> (Mbits/s) |
| :--- | :--- | :--- | :---: | :--- |
| LOW | LOW | LOW | STM1/OC3 | 155.52 |
| LOW | LOW | HIGH | STM4/OC12 | 622.08 |
| LOW | HIGH | LOW | STM16/OC48 | 2488.32 |
| LOW | HIGH | HIGH | STM16 + FEC | 2666.06 |
| HIGH | LOW | LOW | GE | 1250.00 |
| HIGH | LOW | HIGH | 10GE | 3125.00 |
| HIGH | HIGH | LOW | Fibre Channel | 1062.50 |
| HIGH | HIGH | HIGH | Fibre Channel | 2125.00 |

After power-up, the TZA3012AHW initiates a Power-On Reset (POR) sequence to restore the default settings of the $\mathrm{I}^{2} \mathrm{C}$-bus registers, regardless of the user interface. For the defaults see Table 11.

## Limiting amplifiers

The TZA3012AHW contains two limiting amplifiers. The dual limiter input provides rapid switching between two line connections, supporting protection switching, for example. The active RF input is selected with pin INSEL,
see Table 4. Only one channel is on at a time, the unused channel automatically goes into sleep mode, to reduce power dissipation.

Table 4 Truth table for pin INSEL

| INSEL | LIMITER | SELECTED INPUT PINS |
| :---: | :---: | :---: |
| HIGH | channel 1 active | IN1(Q) |
| LOW | channel 2 active | IN2(Q) |

Apart from pin INSEL, the input can also be selected through ${ }^{2}$ C-bus register LIMCNF (C2H), bits I2CINSEL and INSEL. Bit I2CINSEL sets pin or $\mathrm{I}^{2} \mathrm{C}$-bus precedence and bit INSEL the actual channel selection. Again, only one channel is activated at a time. Both limiting amplifiers can be activated simultaneously by setting $\mathrm{I}^{2} \mathrm{C}$-bus bit BOTHON of the same $\mathrm{I}^{2} \mathrm{C}$-bus register. Although both amplifier channels are active now, only the channel selected by INSEL is used as input for the DCR section. This configuration allows very fast switching (so called 'hot' switching) between the two channels. Without BOTHON switching needs $4 \mu \mathrm{~s}$.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic receiver

Table 5 Channel selection

| I2CINSEL | INSEL | INSEL | SELECTED |
| :---: | :---: | :---: | :--- |
| $\mathbf{I}^{2} \mathbf{C}$ | PIN | $\mathbf{I}^{2} \mathbf{C}$ |  |
| 0 | 0 | x | channel 2 |
| 0 | 1 | x | channel 1 |
| 1 | x | 0 | channel 2 |
| 1 | x | 1 | channel 1 |

To achieve optimum receiver sensitivity for any bit rate, the bandwidth of the amplifiers is automatically scaled with the bit rate. Wideband noise of the optical front-end (photo detector and transimpedance amplifier) is thus reduced for lower bit rates. When using the $\mathrm{I}^{2} \mathrm{C}$-bus, the bandwidth of the amplifier can be set independently of the bit rate with $\mathrm{I}^{2} \mathrm{C}$-bus bits AMPOCT in $\mathrm{I}^{2} \mathrm{C}$-register LIMCNF (C2H). The highest bandwidth is selected per default at power-up.

## Received Signal Strength Indicator (RSSI)

The signal strength at each of the two inputs is measured with a logarithmic detector and presented at pins RSSI1 and RSSI2 for channels 1 and 2, respectively. The RSSI reading has a sensitivity of typical $17 \mathrm{mV} / \mathrm{dB}$ for a $\mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}$ range of 5 mV to 500 mV (see Fig.3). $\mathrm{V}_{\text {RSsı }}$ can be calculated using the following formula:

Both logarithmic detectors are active simultaneously, as opposed to the limiting amplifiers, where only one channel is active at a time. This allows the selection of the input with the strongest signal.

## Loss Of Signal (LOS) indicator

Besides the analog RSSI output, a digital LOS indication is present on the TZA3012AHW. The RSSI level is internally compared with a LOS threshold, which can be set by an external resistor (pins LOSTH1 and LOSTH2) or by means of an internal D/A converter.

Bits I2CREFLVL1 and I2CREFLVL2 from $\mathrm{I}^{2} \mathrm{C}$-bus registers BDH and BFH enable the 8 -bit D/A converters, of which the value needs to be programmed into $I^{2} \mathrm{C}$-bus registers BCH (LOSTH1) or BEH (LOSTH2).
Threshold levels can be set individually for each channel. If the received signal strength is below the threshold value, LOS will be HIGH. A default hysteresis of 2.5 dB is applied in the comparator.
$I^{2}$ C-bus registers LIMLOS1CNF (BDH) and LIMLOS2CNF (BFH) provide more flexibility, i.e. a programmable hysteresis of 0 to 6 dB in steps of 0.85 dB . If needed, the polarity of the LOS outputs can be inverted by ${ }^{2} \mathrm{C}$-bus bits LOS1POL and LOS2POL from ${ }^{2} \mathrm{C}$-bus registers BDH and BFH.
$V_{R S S I}=V_{R S S I(30 \mathrm{mV})}+S_{R S S I} \times 20 \log \frac{V_{i(p-p)}}{30 \mathrm{mV}}$


Fig. $3 \mathrm{~V}_{\mathrm{RSSI}}$ as a function of $\mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}$.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{T M}$ fibre optic receiver

## Setting LOSTH reference level by external resistor

If the built-in D/A converter is not used, the reference voltage level to pin LOSTH1 (or LOSTH2) can be set by connecting an external resistor (R2) from the relevant pin to ground. The voltage on the pin is determined by the resistor ratio between R2 and R1 (see Fig.4). For resistor R1 a value of 10 to $20 \mathrm{k} \Omega$ is recommended, yielding a current of 120 to $60 \mu \mathrm{~A}$.
The LOSTH voltage equals $\frac{R 2}{R 1} \times V_{\text {ref }}$
Voltage $\mathrm{V}_{\text {ref }}$ represents a temperature stabilized and accurate reference voltage of 1.2 V . The minimum threshold level corresponds to 0 V and the maximum to 1.2 V . Hence, the value of R2 may not be higher than R1. The accuracy of the LOSTH voltage depends mainly on the matching of the two external resistors.


Fig. 4 Setting the LOSTH reference level by external resistors.

Apart from using resistors (R1 and R2) to set the LOS threshold, an accurate external voltage source can also be used.

If no resistor is connected to LOSTH1 (or LOSTH2), or an external voltage higher than $2 / 3 \times \mathrm{V}_{\mathrm{CC}}$ is applied to the pin, the LOS detection circuit (including the RSSI reading for that channel) is automatically switched off to reduce power dissipation. This 'auto power off' only works if $\mathrm{UI}=\mathrm{V}_{\mathrm{EE}}$, i.e. manual control of the TZA3012AHW. In I ${ }^{2}$ C-bus mode, several $\mathrm{I}^{2} \mathrm{C}$-bus bits allow flexible configuration.

## Slice level adjustment

Due to asymmetrical noise in some optical transmission systems, a pre-detection signal-to-noise ratio improvement can be achieved by adding a DC offset to the input signal. This is done by the slice level circuit in the TZA3012AHW. The required offset depends on the photo detector characteristics in the optical front-end and the amplitude of the received signal. Hence, the slice level has been made adjustable between -50 mV and +50 mV in 512 steps of 0.2 mV .

Bits SL1 and SL2 of $\mathrm{I}^{2} \mathrm{C}$-bus registers BDH or BFH enable the slice function of the respective channel. The slice level itself is set by sign and magnitude convention. The sign, either positive or negative (polarity), is set in $\mathrm{I}^{2} \mathrm{C}$-bus registers BDH or BFH, bits SL1SGN or SL2SGN. The magnitude, 0 to 50 mV in 256 steps, is set by an 8 -bit $\mathrm{D} / \mathrm{A}$ converter through $\mathrm{I}^{2} \mathrm{C}$-bus register COH or C 1 H , respectively.

The introduced offset is not present on inputs IN and INQ, in order not to affect the logarithmic RSSI detector, which would detect the offset as a valid input signal.

## Data and Clock Recovery (DCR)

The TZA3012AHW recovers the clock and data contents from the incoming bit stream, see Fig.5. The DCR uses a combined frequency and phase locking scheme, providing reliable and quick data acquisition on any bit rate between $30 \mathrm{Mbits} / \mathrm{s}$ and 3.2 Gbits/s.

Initially, at power-up, coarse adjustment of the free running VCO frequency is required. This is achieved by the Frequency Window Detector (FWD) circuit. The FWD is a conventional frequency locked PLL.

The FWD checks the VCO frequency, which has to be within a 1000 ppm (parts per million) window around the desired frequency. The FWD then compares the divided VCO frequency (also available on pins PRSCLO and PRSCLOQ) with the reference frequency on pins CREF and CREFQ, usually 19.44 MHz . If the VCO frequency is found to be outside this window, the FWD disables the Data Phase Detector (DPD) and forces the VCO to a frequency within the window. As soon as the 'in window' condition occurs, which is visible on pin INWINDOW, the DPD starts acquiring lock on the incoming bit stream. Since the VCO frequency is very close to the expected bit rate, the phase acquisition will be almost instantaneous, resulting in quick phase lock to the incoming data stream.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

## A-rate ${ }^{T M}$ fibre optic receiver

Although the VCO is now locked to the incoming bit stream, the FWD is still supervising the VCO frequency and takes over control if the VCO drifts outside the predefined frequency window. This might occur during a 'loss of signal' situation. Due to the FWD, the VCO frequency is always close to the required bit rate, enabling rapid phase acquisition if the lost input signal returns.

Due to the loose coupling of 1000 ppm , the reference frequency does not need to be highly accurate or stable. Any crystal-based oscillator that generates a reasonably accurate frequency (e.g. 100 ppm ) will do.


Fig. 5 Block diagram of data and clock recovery.

## Fractional $\mathbf{N}$ synthesizer

The DCR section has a fractional N synthesizer as frequency acquisition aid for the A-rate functionality. This allows the DCR to synchronize on incoming data, regardless of its bit rate. Any combination of bit rate and reference frequency is possible, due to the 22 bits fractional N synthesizer, allowing approximately 10 Hz frequency resolution. The LSB (bit KO) should be set to logic 1 to avoid limit cycles (cycles of less than maximum length). This leaves 21 bits ( $\mathrm{K}<21: 1>$ ) available for free programming.

## Programming the DCR

Programming the DCR involves four dividers; the reference frequency divider $R$, the main divider $N$, fractional divider K and the octave divider M . The first step is to determine in which octave the desired bit rate fits, see Tables 6 and 7.

The value for $R$ is usually 1 ; see Section "Programming the reference clock" for detailed information.

Once the octave and the reference frequency are known, the main division ratio N and the fractional part K can be calculated according to the flowchart given in Fig.7.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

## A-rate ${ }^{\text {TM }}$ fibre optic receiver

Table 6 List of most common optical transmission protocols

| PROTOCOL | BIT RATE <br> (Mbits/s) | OCTAVE |
| :--- | ---: | :---: |
| 10GE | 3125.00 | 0 |
| 2xHDTV | 2970.00 | 0 |
| STM16/OC48 +FEC | 2666.06 | 0 |
| STM16/OC48 | 2488.32 | 0 |
| DV-6000 | 2380.00 | 0 |
| Fibre Channel | 2125.00 | 0 |
| HDTV | 1485.00 | 1 |
| D-1 Video | 1380.00 | 1 |
| DV-6010 | 1300.00 | 1 |
| Gigabit Ethernet | 1250.00 | 1 |
| Fibre Channel | 1062.50 | 1 |
| OptiConnect | 1062.50 | 1 |
| ISC | 622.08 | 1 |
| STM4/OC12 | 595.00 | 2 |
| DV-6400 | 425.00 | 3 |
| Fibre Channel | 265.63 | 3 |
| OptiConnect | 212.50 | 4 |
| Fibre Channel | 200.00 | 4 |
| ESCON/SBCON | 155.52 | 4 |
| STM1/OC3 | 125.00 | 4 |
| FDDI | 125.00 | 4 |
| Fast Ethernet | 106.25 | 5 |
| Fibre Channel |  |  |

Table 7 Octave definition

| OCTAVE | $\mathbf{M}$ | LOWEST BIT <br> RATE (Mbits/s) | HIGHEST BIT <br> RATE (Mbits/s) |
| :---: | :---: | :---: | :---: |
| 0 | 1 | 1800 | 3200 |
| 1 | 2 | 900 | 1800 |
| 2 | 4 | 450 | 900 |
| 3 | 8 | 225 | 450 |
| 4 | 16 | 112.5 | 225 |
| 5 | 32 | 56.25 | 112.5 |
| 6 | 64 | 28.125 | 56.25 |



Fig. 6 Commonly used line rates and allocation of octaves along a logarithmic bit rate scale.
$30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s
A-rate ${ }^{\text {TM }}$ fibre optic receiver


Fig. 7 Flowchart for calculating N and K .

Example 1: An SDH or SONET link has a bit rate of $2488.32 \mathrm{Mbits} / \mathrm{s}$ (STM16/OC48) and consequently fits in octave number 0 , so $M=1$. Suppose the reference frequency provided at pins $\operatorname{CREF}(Q)$ is 77.76 MHz . This means that the reference division $R$ needs to be 4. The values of $n$ and $k$ can be calculated from the flowchart:
n. $\mathrm{k}=\frac{\text { bit rate } \times \mathrm{M} \times \mathrm{R}}{\mathrm{f}_{\text {ref }}}=\frac{2488.32 \mathrm{Mbits} \times 1 \times 4}{77.76 \mathrm{MHz}}=128$

Since $k=0$ in this example, no fractional functionality is required, bit NILFRAC should be logic 1 (register B3H). $\mathrm{N}=2 \times \mathrm{n}$ and no correction is required. Consequently the appropriate values are: $\mathrm{R}=4$ (register B 6 H ), $\mathrm{M}=1$ (register BOH ) and $\mathrm{N}=256$ (registers B1H and B2H).
Example 2: An SDH STM16 or SONET OC48 link with FEC has a bit rate of 2666.057143 Mbits/s
( $15 / 14 \times 2488.32 \mathrm{Mbits} / \mathrm{s}$ ) and consequently fits in octave number 0 , so $M=1$. Suppose the reference frequency provided at pins $\operatorname{CREF}(Q)$ is 38.88 MHz . This means that the reference division $R$, needs to be 2 . The values of $n$ and $k$ can be calculated from the flowchart:
$n . k=\frac{\text { bit rate } \times M \times R}{f_{\text {ref }}}=\frac{2666.05714283 \mathrm{Mbits} \times 1 \times 2}{38.88 \mathrm{MHz}}=137.1428571$
This means that $\mathrm{n}=137, \mathrm{k}=0.1428571$ and bit NILFRAC should be logic 0 (register B3H). Since $\mathrm{k}<0.25, \mathrm{k}$ is corrected to 0.6428571 , while the corrected N becomes $\mathrm{N}=273$. Consequently the appropriate values are: $\mathrm{R}=2$ (register B 6 H ), $\mathrm{M}=1$ (register BOH ), $\mathrm{N}=273$ (registers B 1 H and B 2 H ) and $\mathrm{K}=1010010010010010010011$ (registers B3H, B4H and B5H). The FEC bit rate is usually quoted to be 2666.06 Mbits/s. Due to round off errors, this leads to a slightly different value for k than in the example.

Example 3: A Fibre Channel link has a bit rate of $1062.50 \mathrm{Mbits} / \mathrm{s}$ and consequently fits in octave number 1 , so $\mathrm{M}=2$. Suppose the reference frequency provided at pins $\operatorname{CREF}(\mathrm{Q})$ is 19.44 MHz . This means that the reference division R needs to be 1. The values of $n$ and $k$ can be calculated from the flowchart:
n. $\mathrm{k}=\frac{\text { bit rate } \times \mathrm{M} \times \mathrm{R}}{\mathrm{f}_{\text {ref }}}=\frac{1062.50 \mathrm{Mbits} \times 2 \times 1}{19.44 \mathrm{MHz}}=109.3106996$

This means that $\mathrm{n}=109, \mathrm{k}=0.3107$ and bit NILFRAC should be logic 0 (register B3H). Since $k$ is between 0.25 and 0.75 , k does not need to be corrected and $\mathrm{N}=2 \times \mathrm{n}=218$. Consequently the appropriate values are: $\mathrm{R}=1$ (register B6H), M = 2 (register B0H) and $\mathrm{N}=218$ (registers B1H and B2H). $\mathrm{K}=0100111110001010000001$ (registers B3H, B4H and B5H).
Example 4: A non standard transmission link has a bit rate of $3012 \mathrm{Mbits} / \mathrm{s}$ and consequently fits in octave number 0 , so $M=1$. Suppose the reference frequency provided at pins $\operatorname{CREF}(Q)$ is 20.50 MHz . This means that the reference division $R$ needs to be 1. The values of $n$ and $k$ can be calculated from the flowchart:
n.k $=\frac{\text { bit rate } \times \mathrm{M} \times \mathrm{R}}{\mathrm{f}_{\text {ref }}}=\frac{3012 \mathrm{Mbits} \times 1 \times 1}{20.50 \mathrm{MHz}}=146.9268293$

This means that $n=146, k=0.9268293$ and bit NILFRAC should be logic 0 (register B3H). Since $k$ is larger than 0.75 , $k$ needs to be corrected to 0.4268293 and $N=2 \times n+1=293$. Consequently the appropriate values are: $R=1$ (register B6H), M = 1 (register B0H) and N = 293 (registers B1H and B2H). K = 0110110101000100101011 (registers B3H, B4H and B5H).
If the ${ }^{2}$ 2 C -bus is not used, the DCR can be set up for the eight pre-programmed bit rates by pins DR0, DR1 and DR2 with an applied reference frequency of 19.44 MHz (see Table 3).

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic receiver

## Programming the reference clock

Pre-programmed operation requires the use of any reference frequency between 18 and 21 MHz connected to pins $\operatorname{CREF}(Q)$. Pre-programmed operation in an SDH/SONET application requires the use of a 19.44 MHz reference clock, see Table 3.

In $\mathrm{I}^{2} \mathrm{C}$-bus control mode, 4 ranges of clock frequencies can be used by programming $R$ through bits REFDIV in register B6H; see Table 8. Internally, the reference frequency is always divided to the lowest range, from 18 to 21 MHz .

Table 8 Truth table for bits REFDIV

| REFDIV | DIVISION <br> FACTOR R | SDH/SONET <br> REFERENCE <br> FREQUENCY | REFERENCE <br> FREQUENCY <br> RANGE |
| :---: | :---: | :---: | :---: |
| 00 | 1 | 19.44 MHz | $18 \ldots 21 \mathrm{MHz}$ |
| 01 | 2 | 38.88 MHz | $36 \ldots 42 \mathrm{MHz}$ |
| 10 | 4 | 77.76 MHz | $72 \ldots .84 \mathrm{MHz}$ |
| 11 | 8 | 155.52 MHz | $144 \ldots 168 \mathrm{MHz}$ |

## Prescaler outputs

The prescaler output PRSCLO(Q) is the VCO frequency divided by the main division factor. It can be used as an accurate reference for another PLL, since it corresponds to the recovered data rate. If needed, the polarity of the prescaler outputs can be inverted by bit PRSCLOINV from register CBH.

If no prescaler information is desired, the output can be disabled by bit PRSCLOEN from the same register. Apart from these settings, the type of output, the termination mode and the signal amplitude can be set. These parameters follow the settings of the parallel demultiplexer outputs. For programming details, see
Section "Configuring the parallel bus".

## Programming the FWD

The default width of the window for frequency acquisition is 1000 ppm around the desired bit rate. This window size can be changed between 4000 and 250 ppm by $\mathrm{I}^{2} \mathrm{C}$-bus bits WINDOWSIZE from ${ }^{2} \mathrm{C}$-bus register B 6 H . This allows for loose or tight coupling of the VCO to the applied reference clock. Another feature is to define a window width of 0 ppm , by means of pin WINSIZE (pin 13). This effectively removes the dead zone from the FWD, rendering the FWD into a classical PLL.

The VCO will be directly locked to the reference signal instead of the incoming bit stream. Apart from pin WINSIZE, this mode can be invoked by $I^{2} \mathrm{C}$-bus bits I2CWINSIZE and WINSIZE from ${ }^{2}$ C-bus register B6H.

Table 9 Truth table for pin WINSIZE

| WINSIZE | FREQUENCY WINDOW |
| :---: | :---: |
| LOW | 0 ppm |
| HIGH | 1000 ppm |

## Accurate clock generation during loss of signal, bit AUTOWIN

A zero window size is especially interesting in the absence of input data, since the frequency of the recovered clock will be equal to the reference frequency including its tolerance.

The option AUTOWIN makes the window size dependent on the LOS status of the active limiter channel. If the optical input signal is lost, the FWD automatically selects the 0 ppm window size; i.e. direct lock on to the reference frequency. This results is a stable and defined output clock during 'loss of signal' situations, while automatically reverting back to normal DCR operation when the input signal returns.
The accuracy of the reference frequency needs to be better than 20 ppm if the application is to comply with ITU-T recommendations.

## INWINDOW signal

The status of the FWD circuit is reflected in the state of pin INWINDOW; HIGH for an 'in window' situation and LOW whenever the VCO is outside the defined frequency window.

## Jitter performance

The TZA3012AHW has been optimized for best jitter tolerance performance. For all SDH/SONET bit rates, the jitter tolerance exceeds compliance with ITU-T standard G. 958 .

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic receiver

## Demultiplexer

The demultiplexer converts the serial input bit stream to parallel format ( $1: 16,1: 10,1: 8,1: 4$ ). The output data is available on a scalable bus, of which the output driver type can be either LVPECL or CML. Apart from the deserializing function, the demultiplexer comprises a parity calculator and a frame header detection circuit. The calculated parity, EVEN, is output at pins PARITY and PARITYQ, whereas occurrence of the frame header pattern in the data stream results in a 1 clock cycle wide pulse on outputs FP and FPQ.

If ENBA is HIGH, automatic byte (word) alignment takes place, formatting the parallel output to logical bytes or words. Apart from pin ENBA, this mode can be invoked by $I^{2}$ C-bus bits I2CENBA and ENBA from $I^{2} \mathrm{C}$-bus register A8H.

To support most commonly used transmission systems and protocols, the demultiplexing ratio can be set and the frame header pattern programmed to any 32 or 10-bit pattern (see Section "Frame detection").

If required, the demultiplexer output can be forced into a fixed logic state by the mute function.

## Adjustable demultiplexing ratio

The demultiplexing ratio of the TZA3012AHW can be configured by pins DMXR0 and DMXR1 or bits DMXR of $\mathrm{I}^{2} \mathrm{C}$-bus register DMXCNF ( ${ }^{2}$ C-bus register A8H), according to Table 10.

Bit I2CDMXR of register A8H enables programming of the demultiplexing ratio by the bits DMXR.
The parallel output bus is always centred around the middle ( $\mathrm{V}_{\mathrm{EE}}$, pin 63 ) for optimum layout connectivity. Table 10 lists the active outputs for the various demultiplexing ratios. In $I^{2} \mathrm{C}$-bus mode, the $1: 16$ ratio is default. The LSB appears on the output with the lowest pin number.

The bus order can be changed with $I^{2} \mathrm{C}$-bus bit BUSSWAP in register DMXCNF (A8H). Bit BUSSWAP reverses the order of bits from MSB to LSB or vice versa, to allow for optimal layout connectivity.

The highest supported parallel bus speed is $400 \mathrm{Mbits} / \mathrm{s}$. Therefore, the $1: 4$ demultiplexing ratio is only supported for bit rates up to 1.6 Gbits/s.

Table 10 Setting the demultiplexing ratio

| DMXR1 <br> (PIN) | DMXR0 <br> (PIN) | DMXR <br> (REG A8H) | DEMULTIPLEXING RATIO | ACTIVE OUTPUTS | ACTIVE OUTPUT PINS <br> LSB...MSB |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LOW | LOW | 00 | $1: 4$ | D06...D09 | $59 \ldots 67$ |
| LOW | HIGH | 01 | $1: 8$ | D04...D11 | $55 \ldots 71$ |
| HIGH | LOW | 10 | $1: 10$ | D03...D12 | $53 \ldots 73$ |
| HIGH | HIGH | 11 | $1: 16$ | D00...D15 (all) | $44 \ldots 82$ |

## Frame detection

Byte alignment is enabled if the Enable Byte Alignment (ENBA) input is HIGH. Whenever a 32 -bit or 10-bit sequence matches the programmed header pattern, the incoming data is formatted into logical bytes or words and a frame pulse is generated on differential outputs FP and FPQ. Any header pattern can be programmed through $I^{2} \mathrm{C}$-bus registers HEADER0 to HEADER3. It is possible to enter a "don't care" for any bit position, e.g. to program a header pattern that is much shorter than 32 or 10 bits or to program a pattern with a gap in it.

For this, it is necessary to program $\mathrm{I}^{2} \mathrm{C}$-bus registers HEADERX0 to HEADERX3, as in the example shown in Fig.8.
The contents of the don't care $\mathrm{I}^{2} \mathrm{C}$-bus registers serve as a masking pattern on top of the programmed framing pattern.
The default frame header pattern is F6F62828H, corresponding to the middle section of the standard SDH/SONET frame header (the last two A1 bytes plus the first two A2 bytes).

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s



Fig. 8 Example of programming the framing pattern: the symbol ' $X$ ' represents a "don't care".

If ENBA is LOW, no active alignment takes place. However, if the framing pattern happens to occur in the formatted data, a frame pulse will still be output on pins FP and FPQ.

For 10-bit oriented protocols, such as Gigabit Ethernet, the frame header detection works on a 10-bit pattern sequence. These 10 bits should be programmed into $1^{2} \mathrm{C}$-bus registers HEADER3 and HEADER2 (two LSBs only), the remaining 22 bits are ignored. Again, a 'don't care' pattern overlay can be programmed in $\mathrm{I}^{2} \mathrm{C}$-bus registers HEADERX3 and HEADERX2 (two bits).

Since some 10-bit oriented protocols use a DC balancing code, the detection pattern could appear in complementary form in the data stream. By setting bit CMPL in $\mathrm{I}^{2} \mathrm{C}$-bus register DMXCNF (A8H), the header detection will scan the data stream for the programmed pattern as well as its complement simultaneously. Therefore, either occurrence will result in a 'byte' alignment and a corresponding frame pulse on pins FP and FPQ.

The default pattern (after power-up) is '0011111010b' or K28.5 character plus alternating 010 . This is the only pattern containing five consecutive bits of the same sign.

## Receiver framing in SDH/SONET applications

Figure 9 shows a typical SDH/SONET reframe sequence involving byte alignment. Frame and byte boundary detection is enabled on the rising edge of ENBA and remains enabled while ENBA is HIGH. Boundaries are recognized on receipt of the second A2 byte and FP goes HIGH for one POCLK cycle.
In 1: 16 mode, the first two A2 bytes in the frame header are the first data word to be reported with the correct alignment on the outgoing data bus (D00 to D15). In $1: 8$ mode the first A2 byte is the first aligned data byte (D04 to D11), while in 1:4 mode the most significant nibble of the first A2 byte is the first aligned data (D06 to D09).

When interfacing with a section terminating device, ENBA must remain HIGH for a full frame after the initial frame pulse. This is to allow the section terminating device to verify internally that frame and byte alignment are correct (see Fig.10). Byte boundary detection is disabled on the first FP pulse after ENBA has gone LOW.

Figure 11 shows frame and byte boundary detection activated on the rising edge of ENBA, and deactivated by the first FP pulse after ENBA has gone LOW.
$30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s
A-rate ${ }^{\text {TM }}$ fibre optic receiver


Fig. 9 Frame and byte detection in SDH/SONET application.


## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic receiver

## Parity generation

Outputs PARITY(Q) provide the EVEN parity of the byte/word that is currently available on the parallel bus. With bit PARINV of $\mathrm{I}^{2} \mathrm{C}$-bus register C 9 H , the parity can be made ODD. If no parity is required, $\mathrm{I}^{2} \mathrm{C}$-bus bit PAREN can disable this output, to reduce power dissipation.

## Configuring the parallel bus

Several options exist that allow flexible configuration of the parallel bus and associated outputs. The options for $\operatorname{POCLK}(Q), \mathrm{D} 00(Q)$ to $\mathrm{D} 15(\mathrm{Q}), \mathrm{FP}(\mathrm{Q}), \mathrm{PARITY}(\mathrm{Q})$ and PRSCLO(Q) are: output driver type, termination mode, output amplitude, signal polarity, bits order, mute and selective enabling or disabling. These options are set in registers DMXCNF (A8H), IOCNF (C9H) and IOCNF3 (C8H).

Bit MFOUTMODE selects the CML or LVPECL output driver (default LVPECL). Bit MFOUTTERM sets the termination mode, standard LVPECL or floating termination, or in case of CML, DC or AC coupled. The four MFS bits adjust the amplitude in all cases. $I^{2} \mathrm{C}$-bus bit PDEN disables the output driver. This is not the same as the MUTE option, which forces a logic 0 state. The default output amplitude is $800 \mathrm{mV}(\mathrm{p}-\mathrm{p})$ single-ended.

Bit PDINV inverts the polarity of the parallel data, POCLKINV inverts the clock, effectively shifting the clock edge by half a clock cycle, and changing the rising edge to a falling edge. This might resolve a parallel bus timing problem. The bus clock can even be disabled by $\mathrm{l}^{2} \mathrm{C}$-bus bit POCLKEN. The same features, with other $\mathrm{I}^{2} \mathrm{C}$-bus bits, hold for FP and FPQ and the parity outputs PARITY and PARITYQ.

## Loop mode I/Os

The "diagnostic loop back" is activated by setting pin ENLINQ to LOW. In this case, the demultiplexer will select inputs $\operatorname{DLOOP}(\mathrm{Q})$ and $\operatorname{CLOOP}(\mathrm{Q})$ instead of taking the input from the DCR. The "line loop back" mode is activated by setting ENLOUTQ to LOW. In this case the recovered clock and serial data will be available at output pins $\operatorname{DOUT}(Q)$ and $\operatorname{COUT}(Q)$.

## Configuring the RF I/Os

The polarity of the individual serial data and clock I/Os can be inverted via the $\mathrm{I}^{2} \mathrm{C}$-bus. The position of the data and clock outputs (or inputs) can be swapped. This solves connectivity problems with other ICs. Registers IOCNF0 (CBH) and IOCNF1 (CAH) program all RF I/O configurations.

When the RF input data and clock are swapped by means of bit CDINSWAP (register CAH), the signals present at pins $\operatorname{CLOOP}(Q)$ are assumed to be data and the signals at pins $\operatorname{DLOOP}(Q)$ are assumed to be clock. The same holds for swapping the RF outputs. Data is output at pins $\operatorname{COUT}(Q)$ and clock at pins $\operatorname{DOUT}(Q)$.

The RF CML outputs have an adjustable signal amplitude from 60 mV (p-p) to 1000 mV (p-p) (single-ended) in 16 steps, by bits RFS and RFSWING (register CBH). The default amplitude is $80 \mathrm{mV}(p-p)$ single-ended. The termination scheme is AC coupled.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

## CMOS control inputs

Most CMOS control inputs have an internal pull-up resistor. An open circuit equals a HIGH input. Only the LOW state needs to be actively forced. This holds for pins UI, INSEL, WINSIZE, DMXR0, DMXR1, ENBA, ENLOUTQ, ENLINQ and CS. The same is true for pins DR0, DR1 and DR2 in pre-programmed mode (UI = LOW). In ${ }^{2}$ C-bus mode ( $\mathrm{UI}=\mathrm{HIGH}$ ), pins SCL and SDA comply with the $\mathrm{I}^{2} \mathrm{C}$-bus interface standard.

## Power supply connections

Four separate supply domains ( $\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{CCD}}, \mathrm{V}_{\mathrm{CCO}}$, and $\mathrm{V}_{\mathrm{CCA}}$ ) provide isolation between the various functional blocks. Each supply domain should be connected to a common $\mathrm{V}_{\mathrm{CC}}$ via separate filters. All supply pins, including the exposed die pad, must be connected. The die pad should be connected with the lowest inductance possible. Since the die pad is also used as the main ground return of the chip, the connection should have a low DC impedance as well. The voltage supply levels should be in accordance with the values specified in Chapters "Characteristics" and "Limiting values".

All external components should be surface mounted devices, preferably of size 0603 or smaller. The components must be mounted as closely to the IC as possible.

## Interrupt controler

The configurable interrupt controler is based on five status flags:

- Loss of signal on channel 1
- Loss of signal on channel 2
- DCR in window indication
- Switching of limiters indication
- Temperature alarm.

This controler contains three $\mathrm{I}^{2} \mathrm{C}$-bus registers, namely interrupt register (address 00H), status register (address 01 H ), and mask register (address CCH). In the $\mathrm{I}^{2} \mathrm{C}$-bus status register the history is stored, the reason for an interrupt. The status register shows the present status of the receiver. The mask register determines the masking of the flags generating an interrupt on pin INT.
See Tables 12, 13 and 29.

The MSB of $\mathrm{I}^{2} \mathrm{C}$-bus register INTMASK determines the output type of pin INT: standard CMOS output or open-drain output. The latter is the default value, which provides for multiple receivers sharing a common interrupt signal wire, with a $3.3 \mathrm{k} \Omega$ pull-up resistor (INT is active LOW in this case). The polarity of the INT output can be inverted by bit INTPOL from register CCH.

The interrupt and status register can be polled by an $I^{2} \mathrm{C}$-bus read action. After the read action the interrupt register is reset by clearing all interrupt flags. If the 'alarm' is still present, the flag is immediately set again in the $\mathrm{I}^{2} \mathrm{C}$-bus interrupt register.

The $\mathrm{I}^{2} \mathrm{C}$-bus status register is not reset since it always shows the present status of the receiver.

## $\mathbf{I}^{2} \mathrm{C}$-bus registers

Setting pin UI HIGH or leaving the pin open allows $\mathrm{I}^{2} \mathrm{C}$-bus programming. The $\mathrm{I}^{2} \mathrm{C}$-bus registers can be accessed via the 2 -wire ${ }^{2} \mathrm{C}$-bus interface, pins SCL and SDA, if CS (chip select) is HIGH during read or write actions. Table 11 shows the $\mathrm{I}^{2} \mathrm{C}$-bus register list.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

## A-rate ${ }^{\text {TM }}$ fibre optic receiver

Table $11 \mathrm{I}^{2} \mathrm{C}$-bus register list

| ADDRESS | NAME | FUNCTION | DEFAULT | RANGE |
| :---: | :---: | :---: | :---: | :---: |
| 00H | INTERRUPT | interrupt register (see Table 12) |  | n.a. |
| 01H | STATUS | status register (see Table 13) |  | n.a. |
| AOH | HEADER3 | programmable header, MSB <br> 1: 10 ratio | $\begin{aligned} & 11110110 \\ & 00111110 \end{aligned}$ | n.a. |
| A1H | HEADER2 | programmable header <br> 1: 10 ratio | $\begin{aligned} & 11110110 \\ & 10 x x \text { xxxx } \end{aligned}$ | n.a. |
| A2H | HEADER1 | programmable header | 00101000 | n.a. |
| A3H | HEADER0 | programmable header, LSB | 00101000 | n.a. |
| A4H | HEADERX3 | programmable header don't care, MSB 1:10 ratio | $\begin{aligned} & 00000000 \\ & 00000000 \end{aligned}$ | n.a. |
| A5H | HEADERX2 | programmable header don't care 1:10 ratio | $\begin{aligned} & 00000000 \\ & 00000000 \end{aligned}$ | n.a. |
| A6H | HEADERX1 | programmable header don't care | 00000000 | n.a. |
| A7H | HEADERX0 | programmable header don't care, LSB | 00000000 | n.a. |
| A8H | DMXCNF | demultiplexer configuration register (see Table 14) | 00001011 | n.a. |
| B0H | DIVCNF | octave and loop mode configuration register (see Table 15) | 00000000 | n.a. |
| B1H | MAINDIV1 | main divider division ratio N (MSB) (see Table 16) | 00000001 |  |
| B2H | MAINDIV0 | main divider division ratio N (see Table 17) | 00000000 |  |
| B3H | FRACN2 | fractional divider division ratio K (see Table 18) | 10000000 | n.a. |
| B4H | FRACN1 | fractional divider division ratio K (see Table 19) | 00000000 | n.a. |
| B5H | FRACN0 | fractional divider division ratio K (see Table 20) | 00000000 | n.a. |
| B6H | DCRCNF | DCR configuration register (see Table 21) | 00001100 | n.a. |
| BCH | LIMLOS1TH | limiter 1 loss of signal threshold register | 00000000 | [0 to 255] |
| BDH | LIMLOS1CNF | limiter 1 loss of signal configuration register (see Table 22) | 00001101 | n.a. |
| BEH | LIMLOS2TH | limiter 2 loss of signal threshold register | 00000000 | [0 to 255] |
| BFH | LIMLOS2CNF | limiter 2 loss of signal configuration register (see Table 23) | 00001101 | n.a. |
| COH | LIMSLICE1 | limiter 1 slice level register | 00000000 | [0 to 255] |
| C 1 H | LIMSLICE2 | limiter 2 slice level register | 00000000 | [0 to 255] |
| C 2 H | LIMCNF | limiter configuration register (see Table 24) | 00001000 | n.a. |
| $\mathrm{C8H}$ | IOCNF3 | I/O configuration register 3; parallel outputs (see Table 25) | 00001100 | n.a. |
| C9H | IOCNF2 | I/O configuration register 2; parallel outputs (see Table 26) | 10101010 | n.a. |
| CAH | IOCNF1 | I/O configuration register 1; RF serial I/Os (see Table 27) | 00000000 | n.a. |
| CBH | IOCNF0 | I/O configuration register 0; RF serial I/Os (see Table 28) | 00100011 | n.a. |
| CCH | INTMASK | interrupt masking register (see Table 29) | 01010000 | n.a. |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic receiver

Table 12 Register INTERRUPT (address: 00H)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  |  |  |  | 1 0 | Loss Of Signal (LOS) on channel 1 <br> no signal present (loss of signal condition) signal present | LOS1 |
|  |  |  |  |  |  | 1 0 |  | Loss Of Signal (LOS) on channel 2 <br> no signal present (loss of signal condition) signal present | LOS2 |
|  |  |  |  |  | 1 0 |  |  | DCR frequency indication frequency outside predefined window (unlocked) frequency inside predefined window (locked) | INWINDOW |
|  |  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  | switching of limiters indication indication of switching from one limiter to the other no switching | LIMSEL |
|  |  |  | 1 0 |  |  |  |  | temperature alarm <br> junction temperature $\geq 130^{\circ} \mathrm{C}$ <br> junction temperature $<130^{\circ} \mathrm{C}$ | TALARM |
| 0 | 0 | 0 |  |  |  |  |  |  | reserved |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic receiver

Table 13 Register STATUS (address: 01H)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  |  |  |  | 1 0 | Loss Of Signal (LOS) on channel 1 <br> no signal present (loss of signal condition) signal present | LOS1 |
|  |  |  |  |  |  | 1 0 |  | Loss Of Signal (LOS) on channel 2 <br> no signal present (loss of signal condition) signal present | LOS2 |
|  |  |  |  |  | $\begin{aligned} & 1 \\ & 0 \\ & \hline \end{aligned}$ |  |  | DCR frequency indication frequency inside predefined window (locked) frequency outside predefined window (unlocked) | INWINDOW |
|  |  |  |  | 1 0 |  |  |  | limiter autoselect indication <br> limiter 1 active <br> limiter 2 active | LIMSEL |
|  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  | ```temperature alarm junction temperature \geq130 %}\textrm{C junction temperature < 130 %}\textrm{C``` | TALARM |
| 0 | 0 | 0 |  |  |  |  |  |  | reserved |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic receiver

Table 14 Register DMXCNF (address: A8H, default value: 0BH; see also last row of table)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  |  |  | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | demultiplexing ratio $\begin{aligned} & 1: 16 \\ & 1: 10 \\ & 1: 8 \\ & 1: 4 \end{aligned}$ | DMXR |
|  |  |  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  | demultiplexing ratio programming <br> through $\mathrm{I}^{2} \mathrm{C}$-bus interface <br> through external pins DMXR0 and DMXR1 | I2CDMXR |
|  |  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  | header detection in 1:10 Gigabit Ethernet mode simultaneously check for complementary header check programmed header only | CMPL |
|  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  | $\begin{aligned} & \text { parallel bus swapping } \\ & \text { D00 }=\text { MSB, D15 }=\text { LSB (swapped) } \\ & \text { D15 }=\text { MSB, D00 }=\text { LSB (normal) } \end{aligned}$ | BUSSWAP |
|  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  | demultiplexer mute parallel outputs mute; parallel outputs forced to logic 0 no mute | DMXMUTE |
|  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  |  | enable byte alignment byte alignment enabled byte alignment disabled | ENBA |
| 1 0 |  |  |  |  |  |  |  | ENBA control through $\mathrm{I}^{2} \mathrm{C}$-bus interface through external pin ENBA | I2CENBA |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |  | default value |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic receiver

Table 15 Register DIVCNF (address: B0H, default value: 00H; see also last row of table)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | ```division ratio octave divider M; octave selection \(M=1\), octave no. 0 \(\mathrm{M}=2\), octave no. 1 M = 4, octave no. 2 M = 8, octave no. 3 \(M=16\), octave no. 4 \(\mathrm{M}=32\), octave no. 5 \(M=64\), octave no. 6``` | DIV_M |
|  |  |  | 0 | 0 |  |  |  |  | reserved |
|  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  | enable loop mode inputs loop mode inputs enabled loop mode inputs disabled | ENLOOPIN |
|  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  |  | enable loop mode outputs loop mode outputs enabled loop mode outputs disabled | ENLOOPOUT |
| 1 0 |  |  |  |  |  |  |  | loop mode control through $\mathrm{I}^{2} \mathrm{C}$-bus interface through external pins ENLINQ and/or ENLOUTQ | I2CLOOPMODE |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | default value |

Table 16 Register MAINDIV1 (address: B1H, default value: 01 H ; see also last row of table)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | DESCRIPTION | NAME |  |  |
|  |  |  |  |  |  |  | N8 | division ratio divider, N; N8 = MSB | DIV_N |  |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | default value |  |  |

Table 17 Register MAINDIV0 (address: B2H, default value: 00H; see also last row of table)

| BIT |  |  |  |  |  |  | PARAMETER |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | DESCRIPTION | NAME |
| N7 | N6 | N5 | N4 | N3 | N2 | N1 | N0 | division ratio divider, N; N0 $=$ LSB | DIV_N |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | default value |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic receiver

Table 18 Register FRACN2 (address: B3H, default value: 80H; see also last row of table)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | DESCRIPTION | NAME |  |
| NF | x | K21 | K20 | K19 | K18 | K17 | K16 | fractional divider, K; K21 $=$ MSB | NIV_K |  |
| 1 |  |  |  |  |  |  |  | NILFRAC control bit (NF) <br> no fractional N functionality <br> fractional N functionality |  |  |
| 0 |  |  |  |  |  |  |  | default value |  |  |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |

Table 19 Register FRACN1 (address: B4H, default value: 00 H ; see also last row of table)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | DESCRIPTION | NAME |  |
| K 15 | K 14 | K 13 | K 12 | K 11 | K 10 | K 9 | K 8 | fractional divider, K | DIV_K |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | default value |  |

Table 20 Register FRACN0 (address: B5H, default value: 00H; see also last row of table)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | DESCRIPTION | NAME |  |
| K 7 | K 6 | K 5 | K 4 | K 3 | K 2 | K 1 | K 0 | fractional divider, K; K0 $=$ LSB | DIV_K |  |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | default value |  |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic receiver

Table 21 Register DCRCNF (address: B6H, default value: 0 CH ; see also last row of table)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ | frequency window size, relative to bit rate 4000 ppm 2000 ppm 1000 ppm 500 ppm 250 ppm | WINDOWSIZE |
|  |  |  |  | 1 <br> 0 |  |  |  | manual frequency window size selection <br> window size according to 'WINDOWSIZE' (default value 1000 ppm); PLL frequency loosely coupled to reference crystal <br> window size $=0 \mathrm{ppm}$; PLL frequency directly synthesized from reference crystal | WINSIZE |
|  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  | WINSIZE control bit through $\mathrm{I}^{2} \mathrm{C}$-bus interface through external pin WINSIZE | I2CWINSIZE |
|  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  | automatic frequency window size selection enabled disabled | AUTOWIN |
| $\begin{aligned} & 1 \\ & 1 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \\ & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  |  | $\begin{aligned} \hline \text { reference frequency divider } \\ R=8 ; \text { reference frequency }=155.52 \mathrm{MHz} \\ R=4 ; \text { reference frequency }=77.76 \mathrm{MHz} \\ R=2 ; \text { reference frequency }=38.88 \mathrm{MHz} \\ R=1 ; \text { reference frequency }=19.44 \mathrm{MHz} \\ \hline \end{aligned}$ | REFDIV |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |  | default value |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic receiver

Table 22 Register LIMLOS1CNF (address: BDH, default value: 0DH; see also last row of table)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  |  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | loss of signal detection on channel 1 <br> LOS detection enabled <br> LOS detection disabled | LOS1 |
|  |  |  |  |  |  | $\begin{aligned} & 1 \\ & 0 \\ & \hline \end{aligned}$ |  | loss of signal threshold level control bit channel 1 through $\mathrm{I}^{2} \mathrm{C}$-bus interface by internal DAC; register BCH through analog voltage on pin LOSTH1 | I2CREFLVL1 |
|  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ |  |  | loss of signal detection hysteresis channel 1 $\begin{aligned} & 0 \mathrm{~dB} \\ & 0.85 \mathrm{~dB} \\ & 1.7 \mathrm{~dB} \\ & 2.5 \mathrm{~dB} \\ & 3.4 \mathrm{~dB} \\ & 4.2 \mathrm{~dB} \\ & 5.1 \mathrm{~dB} \\ & 6 \mathrm{~dB} \end{aligned}$ | HYS1 |
|  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  | slice level of channel 1 slice level enabled slice level disabled | SL1 |
|  | $\begin{aligned} & 1 \\ & 0 \\ & \hline \end{aligned}$ |  |  |  |  |  |  | slice level sign of channel 1 positive slice level negative slice level | SL1SGN |
| 1 0 |  |  |  |  |  |  |  | polarity of LOS channel 1 inverted polarity normal polarity | LOS1POL |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |  | default value |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic receiver

Table 23 Register LIMLOS2CNF (address: BFH, default value: 0DH; see also last row of table)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  |  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | loss of signal detection on channel 2 <br> LOS detection enabled <br> LOS detection disabled | LOS2 |
|  |  |  |  |  |  | $\begin{aligned} & 1 \\ & 0 \\ & \hline \end{aligned}$ |  | loss of signal threshold level control bit channel 2 through $\mathrm{I}^{2} \mathrm{C}$-bus interface by internal DAC; register BEH through analog voltage on pin LOSTH2 | I2CREFLVL2 |
|  |  |  | 0 0 0 0 1 1 1 1 | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \\ & 0 \\ & 0 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ |  |  | loss of signal detection hysteresis channel 2 0 dB 0.85 dB 1.7 dB 2.5 dB 3.4 dB 4.2 dB 5.1 dB 6 dB | HYS2 |
|  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  | slice level of channel 2 slice level enabled slice level disabled | SL2 |
|  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  |  | slice level sign of channel 2 positive slice level negative slice level | SL2SGN |
| 1 0 |  |  |  |  |  |  |  | polarity of LOS channel 2 inverted polarity normal polarity | LOS2POL |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |  | default value |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic receiver

Table 24 Register LIMCNF (address: C2H, default value: 08 H ; see also last row of table)

| BIT |  |  |  |  |  |  |  |  | PARAMETER |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ | DESCRIPTION | NAME |
|  |  |  |  |  |  |  |  |  |  |

Table 25 Register IOCNF3 (address: C8H, default value: 0 CH ; see also last row of table)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 0 \\ & 1 \end{aligned}$ | parallel output signal amplitude <br> 0 mV ( $\mathrm{p}-\mathrm{p}$ ) <br> minimum signal level; 120 mV ( $p-\mathrm{p}$ ) <br> default signal level; 800 mV (p-p) <br> maximum signal level; 1000 mV (p-p) | MFS |
|  |  | 0 | 0 |  |  |  |  |  | reserved |
|  | 1 0 |  |  |  |  |  |  | parallel output termination <br> LVPECL mode: floating, CML mode: AC coupled LVPECL mode: standard, CML mode: DC coupled | MFOUTTERM |
| 1 0 |  |  |  |  |  |  |  | parallel output mode <br> CML; Current Mode Logic <br> LVPECL; Positive Emitter Coupled Logic | MFOUTMODE |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |  | default value |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

## A-rate ${ }^{\text {TM }}$ fibre optic receiver

Table 26 Register IOCNF2 (address: C9H, default value: AAH; see also last row of table)

| BIT |  |  |  |  |  |  |  |  | PARAMETER |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |  | DESCRIPTION | NAME |
|  |  |  |  |  |  |  |  |  |  |  |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic receiver

Table 27 Register IOCNF1 (address: CAH, default value: 00 H ; see also last row of table)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  |  |  |  | 1 0 | loop mode clock input polarity inverted normal | CININV |
|  |  |  |  |  |  | 1 0 |  | loop mode data input polarity inverted normal | DININV |
|  |  |  |  |  | $\begin{aligned} & 1 \\ & 0 \\ & \hline \end{aligned}$ |  |  | loop mode input clock and data swap swapped clock and data input pairs normal clock and data input | CDINSWAP |
|  |  |  |  | 1 0 |  |  |  | loop mode clock output polarity inverted normal | COUTINV |
|  |  |  | 1 0 |  |  |  |  | loop mode data output polarity inverted normal | DOUTINV |
|  |  | 1 0 |  |  |  |  |  | loop mode output clock and data swap swapped clock and data output pairs normal clock and data output | CDOUTSWAP |
| 0 | 0 |  |  |  |  |  |  |  | reserved |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | default value |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic receiver

Table 28 Register IOCNF0 (address: CBH, default value: 23 H ; see also last row of table)

| BIT |  |  |  |  |  |  |  | PARAMETER |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DESCRIPTION | NAME |
|  |  |  |  | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \\ & 1 \end{aligned}$ | RF serial output signal amplitude: minimum signal level; 60 mV ( $p-p$ ) default signal level; 250 mV ( $p-\mathrm{p}$ ) maximum signal level; 1000 mV ( $p-\mathrm{p}$ ) | RFS |
|  |  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  | prescaler output polarity <br> inverted <br> normal | PRSCLOINV |
|  |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  |  |  |  |  | prescaler output enable <br> enabled <br> disabled | PRSCLOEN |
|  | 1 0 |  |  |  |  |  |  | RF serial output swing high swing low swing | RFSWING |
| 0 |  |  |  |  |  |  |  |  | reserved |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |  | default value |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic receiver

Table 29 Register INTMASK (address: CCH, default value: AOH; see also last row of table)

| BIT |  |  |  |  |  |  |  |  | PARAMETER |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathbf{7}$ | $\mathbf{6}$ | $\mathbf{5}$ | $\mathbf{4}$ | $\mathbf{3}$ | $\mathbf{2}$ | $\mathbf{1}$ | $\mathbf{0}$ |  | DESCRIPTION | NAME |
|  |  |  |  |  |  |  |  |  |  |  |

## Note

1. Signal is not processed by the interrupt controller.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

 A-rate ${ }^{\text {TM }}$ fibre optic receiver
## TZA3012AHW without using the $I^{2}$ C-bus

Although the TZA3012AHW is intended to be programmed via an $\mathrm{I}^{2} \mathrm{C}$-bus, a lot of features can be accessed from external pins. This chapter lists the functions of the TZA3012AHW if the User Interface (UI) pin is LOW.

Features without the ${ }^{2} \mathrm{C}$-bus ( $\mathrm{UI}=\mathrm{V}_{\mathrm{EE}}$ ):

- 1 of 4 pre-programmed SDH/SONET bit rates; STM1/OC3, STM4/OC12, STM16/OC48, STM16/OC48 +FEC (DR2...DR0)
- 1 of 4 pre-programmed bit rates; Fibre Channel, double Fibre Channel, Gigabit Ethernet, 10-Gigabit Ethernet (DR2...DR0)
- 1 of 4 demultiplexing ratios; $1: 16,1: 10,1: 8$ or $1: 4$ (DMXR1 and DMXR0)
- Input channel selection (INSEL)
- Received signal strength indicator, independently for channels 1 and 2
- Loss of signal detection threshold for each input channel individually (LOSTH1 and LOSTH2)
- Automatic disable of unused logarithmic detector (LOSTH1 and LOSTH2)
- Loop mode serial input and output configuration (ENLINQ and ENLOUTQ)
- Automatic byte alignment for SDH/SONET or Gigabit Ethernet (ENBA)
- Frame detection for SDH/SONET (pattern is A1A1A2A2) or Gigabit Ethernet
- EVEN parity generation
- LVPECL parallel outputs with $800 \mathrm{mV}(p-p)$ single-ended signal (DC coupled termination to $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$ )
- CML serial RF outputs with typical 80 mV ( $p-p$ ) single-ended signal (AC coupled load)
- In window detection (INWINDOW)
- Sizeable frequency window, 1000 ppm or 0 ppm (WINSIZE)
- Temperature alarm (pin INT; open-drain)
- Supported reference frequency from 18 to 21 MHz .


## LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

| SYMBOL | PARAMETER | MIN. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{array}{\|l} \hline \mathrm{V}_{\mathrm{CCA}}, \mathrm{~V}_{\mathrm{CCD}}, \\ \mathrm{~V}_{\mathrm{CCO}}, \mathrm{~V}_{\mathrm{DD}} \\ \hline \end{array}$ | supply voltages | -0.5 | +3.6 | V |
| $\mathrm{V}_{\mathrm{n}}$ | DC voltage on <br> pins D00 to D15, D00Q to D15Q, POCLK, POCLKQ, FP, FPQ, <br> PARITY, PARITYQ, PRSCLO and PRSCLOQ <br> pins LOSTH1, LOSTH2 and RREF <br> pins RSSI1 and RSSI2 <br> pins UI, INSEL, WINSIZE, CS, SDA, SCL, DMXR0, DMXR1, <br> ENBA, ENLOUTQ and ENLINQ <br> pins LOS1, LOS2 and INWINDOW <br> pin INT | $\begin{aligned} & V_{C C}-2.5 \\ & -0.5 \\ & -0.5 \\ & -0.5 \\ & \\ & -0.5 \\ & -0.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}+0.5 \\ & \mathrm{~V}_{\mathrm{CC}}+0.5 \\ & \mathrm{~V}_{\mathrm{CC}}+0.5 \\ & \mathrm{~V}_{\mathrm{CC}}+0.5 \\ & \\ & \mathrm{~V}_{\mathrm{CC}}+0.5 \\ & \mathrm{~V}_{\mathrm{CC}}+0.5 \end{aligned}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
| $I_{n}$ | input current on <br> pins IN1, IN1Q, IN2 and IN2Q <br> pins CREF, CREFQ, CLOOP, CLOOPQ, DLOOP and DLOOPQ pin INT | $\begin{aligned} & -30 \\ & -20 \\ & -2 \end{aligned}$ | $\begin{aligned} & +30 \\ & +20 \\ & +2 \end{aligned}$ | mA <br> mA <br> mA |
| $\mathrm{T}_{\text {amb }}$ | ambient temperature | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature | -40 | +125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | storage temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |

$30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s
A-rate ${ }^{\text {TM }}$ fibre optic receiver

THERMAL CHARACTERISTICS

| SYMBOL | PARAMETER | CONDITIONS | VALUE | UNIT |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{R}_{\text {th }(j-a)}$ | thermal resistance from junction to ambient | notes 1 and 2 | 16 | K/W |

## Notes

1. In compliance with JEDEC standards JESD51-5 and JESD51-7.
2. Four-layer Printed Circuit Board (PCB) in still air with 36 plated vias connected with the heatsink and the second and fourth layer in the PCB.

## CHARACTERISTICS

$\mathrm{V}_{\mathrm{CC}}=3.14$ to $3.47 \mathrm{~V} ; \mathrm{T}_{\mathrm{amb}}=-40$ to $+85^{\circ} \mathrm{C}$; $\mathrm{R}_{\mathrm{th}(\mathrm{j}-\mathrm{a})} \leq 16 \mathrm{~K} / \mathrm{W}$; all characteristics are specified for the default settings (note 1); all voltages are referenced to ground; positive currents flow into the device; unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supplies |  |  |  |  |  |  |
| $I_{\text {CCA }}$ | supply current (analog) |  | - | 20 | - | mA |
| ICCD | supply current (digital) | see Figs 12 and 14 | - | 350 | - | mA |
| $\mathrm{I}_{\text {CCO }}$ | supply current (oscillator) |  | - | 25 | - | mA |
| $\mathrm{I}_{\mathrm{DD}}$ | supply current (digital) |  | - | 5 | - | mA |
| $\mathrm{I}_{\mathrm{CC} \text { (tot) }}$ | total supply current |  | - | 400 | - | mA |
| $\mathrm{P}_{\text {tot }}$ | total power dissipation |  | - | 1.3 | - | W |
| CMOS input; pins UI, DR0, DR1, DR2, INSEL, WINSIZE, CS, DMXR0, DMXR1, ENBA, ENLOUTQ and ENLINQ |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IL }}$ | LOW-level input voltage |  | - | - | $0.3 V_{\text {CC }}$ | V |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | - | - | V |
| $I_{\text {IL }}$ | LOW-level input current | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ | - | - | -200 | $\mu \mathrm{A}$ |
| $\mathrm{IIH}^{\text {l }}$ | HIGH-level input current | $\mathrm{V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{CC}}$ | - | - | 10 | $\mu \mathrm{A}$ |
| CMOS output; pins LOS1, LOS2, INWINDOW and INT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}$ | 0 | - | 0.2 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $\mathrm{l}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-0.2$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Open-drain output; pin INT |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | LOW-level output voltage | $\mathrm{l}_{\mathrm{OL}}=1 \mathrm{~mA}$ | 0 | - | 0.2 | V |
| $\mathrm{I}_{\mathrm{OH}}$ | HIGH-level output current | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{CC}}$ | - | - | 10 | $\mu \mathrm{A}$ |
| Serial output; pins COUT, COUTQ, DOUT and DOUTQ |  |  |  |  |  |  |
| $\mathrm{V}_{\text {o(p-p) }}$ | default output voltage swing (peak-to-peak value) | single-ended with $50 \Omega$ external load; ENLOUTQ = LOW; see Figs 15 and 19; note 2 | - | 80 | - | mV |
| $\mathrm{Z}_{0}$ | output impedance | single-ended to $\mathrm{V}_{\mathrm{CC}}$ | 80 | 100 | 120 | $\Omega$ |
| $\mathrm{t}_{\mathrm{r}}$ | rise time | 20\% to 80\% | - | 130 | - | ps |
| $\mathrm{t}_{\mathrm{f}}$ | fall time | 80\% to 20\% | - | 130 | - | ps |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{T M}$ fibre optic receiver

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{D}-\mathrm{C}}$ | data-to-clock delay | (COUT(Q) and DOUT(Q)) between differential cross-overs (see Fig.21) | - | 170 | - | ps |
| $\delta$ | duty cycle COUT and COUTQ | between differential cross-overs | 40 | 50 | 60 | \% |
| Serial input; pins CLOOP, CLOOPQ, DLOOP, DLOOPQ |  |  |  |  |  |  |
| $V_{i(p-p)}$ | input voltage (peak-to-peak value) | single-ended | 50 | - | 1000 | mV |
| $V_{1}$ | input voltage |  | $\mathrm{V}_{\mathrm{CC}}-2$ | - | $\mathrm{V}_{\mathrm{CC}}+0.25$ | V |
| $\mathrm{Z}_{1}$ | input impedance | single-ended to $\mathrm{V}_{\mathrm{CC}}$ | 40 | 50 | 60 | $\Omega$ |
| $\mathrm{t}_{\mathrm{d}}$ | delay time | see Fig. 22 | 280 | 340 | 400 | ps |
| $\mathrm{t}_{\text {su }}$ | set-up time | see Fig. 22 | - | 30 | - | ps |
| $t_{h}$ | hold time | see Fig. 22 | - | 30 | - | ps |
| $\delta$ | duty cycle CLOOP and CLOOPQ | between differential cross-overs | 40 | 50 | 60 | \% |

CML mode parallel output; pins D00(Q) to D15(Q), FP(Q), PARITY(Q), POCLK(Q) and PRSCLO(Q)

| $\mathrm{V}_{\mathrm{o}(\mathrm{p}-\mathrm{p})}$ | default output voltage swing <br> (peak-to-peak value) | single-ended with $50 \Omega$ <br> external load to $\mathrm{V}_{\mathrm{CC}} ;$ <br> AC coupled (see Fig.19) <br> or DC coupled (see <br> Fig.20); note 3 | - | 800 | - | mV |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{Z}_{\mathrm{o}}$ | output impedance | single-ended to $\mathrm{V}_{\mathrm{CC}}$ | 80 | 100 | 120 | $\Omega$ |
| $\mathrm{t}_{\mathrm{r}}$ | rise time | $20 \%$ to $80 \%$ | - | 250 | - | ps |
| $\mathrm{t}_{\mathrm{f}}$ | fall time | $80 \%$ to $20 \%$ | - | 250 | - | ps |
| $\mathrm{f}_{\mathrm{P}}$ | parallel bit rate |  | - | - | 400 | $\mathrm{Mbits} / \mathrm{s}$ |

LVPECL mode parallel output; pins D00(Q) to D15(Q), FP(Q), PARITY(Q), POCLK(Q) and PRSCLO(Q)

| $\mathrm{V}_{\mathrm{OH}}$ | HIGH-level output voltage | $50 \Omega$ termination to <br> $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$ (see Fig.16) | $\mathrm{V}_{\mathrm{CC}}-1.2$ | - | $\mathrm{V}_{\mathrm{CC}}-0.9$ | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~V}_{\mathrm{OL}}$ | LOW-level output voltage | $50 \Omega$ termination to <br> $\mathrm{V}_{\mathrm{CC}}-2 \mathrm{~V}$ (see Fig.16) | $\mathrm{V}_{\mathrm{CC}}-2.2$ | - | $\mathrm{V}_{\mathrm{CC}}-1.7$ | V |
| $\mathrm{~V}_{\mathrm{O}(\mathrm{p}-\mathrm{p})}$ | default output voltage swing <br> (peak-to-peak value) | LVPECL floating (see <br> Fig.13); single-ended <br> with $50 \Omega$ external load to <br> VCC $;$ AC coupled (see <br> Fig.18) or DC coupled <br> (see Fig.17); note 3 | - | 800 | - | mV |
| $\mathrm{t}_{\mathrm{r}}$ | rise time | $20 \%$ to $80 \%$ | - |  |  |  |
| $\mathrm{t}_{\mathrm{f}}$ | fall time | $80 \%$ to $20 \%$ | - | 350 | - | ps |
| $\mathrm{f}_{\mathrm{P}}$ | parallel bit rate |  | - | 350 | - | ps |

$30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s A-rate ${ }^{\text {TM }}$ fibre optic receiver

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Timing parallel output; pins D00(Q) to D15(Q), FP(Q), PARITY(Q), POCLK(Q) and PRSCLO(Q) (see Fig.23) |  |  |  |  |  |  |
| $\mathrm{t}_{\mathrm{D}-\mathrm{C}}$ | data-to-clock delay D00 to D15/POCLK | DMX 1:16, 1:10, $1: 8$; see Fig.23; note 4 | 100 | 100 | 250 | ps |
| $\mathrm{t}_{\mathrm{D}-\mathrm{C}}$ | data-to-clock delay D06 to D09/POCLK | DMX 1 : 4; see Fig.23; note 4 | 150 | 180 | 300 | ps |
| $\delta$ | duty cycle POCLK |  | 40 | 50 | 60 | \% |
| skew | channel to channel skew D00 and Dn (between channels) | $\text { DMX 1:16, } 1: 10,1: 8 ;$ note 4 | - | - | 200 | ps |
| skew | channel to channel skew D06 and D09 (between channels) | DMX 1: 4; note 4 | - | - | 50 | ps |

Reference; pin RREF

| $\mathrm{V}_{\text {ref }}$ | reference voltage | 10 to $20 \mathrm{k} \Omega$ resistor to <br> $\mathrm{V}_{\mathrm{EE}}$ | 1.17 | 1.22 | 1.28 | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

${ }^{2}$ ²-bus pins SCL and SDA

| $\mathrm{V}_{\mathrm{IL}}$ | LOW-level input voltage |  | 0 | - | $0.3 \mathrm{~V}_{\mathrm{CC}}$ | V |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{IH}}$ | HIGH-level input voltage |  | $0.7 \mathrm{~V}_{\mathrm{CC}}$ | - | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {hys }}$ | hysteresis of Schmitt trigger <br> inputs |  | $0.05 \mathrm{~V}_{\mathrm{CC}}$ | - | - | V |
| $\mathrm{V}_{\mathrm{OL}}$ | SDA LOW-level output voltage <br> (open-drain) | $\mathrm{IOL}=3 \mathrm{~mA}$ | 0 | - | 0.4 | V |
| $\mathrm{I}_{\mathrm{L}}$ | leakage current |  | -10 | - | +10 | $\mu \mathrm{~A}$ |
| $\mathrm{C}_{\mathrm{i}}$ | input capacitance |  | - | - | 10 | pF |

$I^{2} \mathrm{C}$-bus timing

| $\mathrm{f}_{\text {SCL }}$ | SCL clock frequency |  | - | - | 100 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t Low | SCL LOW time |  | 1.3 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD } ; \text { STA }}$ | hold time START condition |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HIGH }}$ | SCL HIGH time |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU; }}$ STA | set-up time START condition |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {HD } ; \text { DAT }}$ | data hold time |  | 0 | - | 0.9 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {SU; }}$ DAT | data set-up time |  | 100 | - | - | ns |
| $\mathrm{t}_{\text {SU; }}$ STO | set-up time STOP condition |  | 0.6 | - | - | $\mu \mathrm{s}$ |
| $\mathrm{tr}_{\mathrm{r}}$ | SCL and SDA rise time |  | 20 | - | 300 | ns |
| $\mathrm{t}_{\mathrm{f}}$ | SCL and SDA fall time |  | 20 | - | 300 | ns |
| $\mathrm{t}_{\text {BUF }}$ | bus free time between STOP and START |  | 1.3 | - | - | $\mu \mathrm{S}$ |
| $\mathrm{C}_{\mathrm{b}}$ | capacitive load for each bus line |  | - | - | 400 | pF |
| $\mathrm{t}_{\text {SP }}$ | pulse width of allowable spikes |  | 0 | - | 50 | ns |
| $\mathrm{V}_{\text {nL }}$ | noise margin at LOW level |  | $0.1 \mathrm{~V}_{\text {CC }}$ | - | - | V |
| $\mathrm{V}_{\mathrm{nH}}$ | noise margin at HIGH level |  | $0.2 \mathrm{~V}_{C C}$ | - | - | V |

$30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s A-rate ${ }^{\text {TM }}$ fibre optic receiver

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RF input; pins IN1, INQ1, IN2 and IN2Q |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}$ | input voltage swing (peak-to-peak value) | single-ended; note 7 | 12 | - | 500 | mV |
| $\mathrm{V}_{\mathrm{sl}}$ | typical slice level range | note 5 | -50 | - | +50 |  |
| $\mathrm{Z}_{\mathrm{i}}$ | input impedance | differential | 80 | 100 | 120 | $\Omega$ |
| $\chi_{\text {iso }}$ | between channel isolation |  | - | 60 | - | dB |

## Received Signal Strength Indicator (RSSI)

| $\mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}$ | input voltage swing (peak-to-peak value) | single-ended | 5 | - | 500 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{\text {RSSI }}$ | RSSI sensitivity | see Fig. 3 | 15 | 17 | 19 | $\mathrm{mV} / \mathrm{dB}$ |
| $\mathrm{V}_{\text {RSSI }}(30 \mathrm{mV})$ | output voltage | $\begin{aligned} & \mathrm{V}_{\mathrm{i}}=30 \mathrm{mV}(\mathrm{p}-\mathrm{p}) ; \\ & \text { PRBS }\left(2^{31}-1\right) \end{aligned}$ | 560 | 650 | 740 | mV |
| $\Delta \mathrm{V}_{\mathrm{RSS}}$ | output voltage variation | input 30 to $3200 \mathrm{Mbits} / \mathrm{s}$; PRBS (2 ${ }^{31}-1$ ); $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=3.14 \text { to } 3.47 \mathrm{~V} ; \\ & \Delta \mathrm{T}=120^{\circ} \mathrm{C} \end{aligned}$ | -50 | - | +50 | mV |
| Output; pins RSSI1 and RSSI2 |  |  |  |  |  |  |
| $\mathrm{Z}_{0}$ | output impedance |  | - | 1 | 10 | $\Omega$ |
| $\mathrm{I}_{\mathrm{O} \text { (source) }}$ | output source current |  | - | - | 1 | mA |
| $\mathrm{I}_{\text {(sink) }}$ | output sink current |  | - | - | 0.4 | mA |

## LOS detector

| hys | hysteresis | note 6 | - | 2.5 | - | dB |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\mathrm{a}}$ | assert time | $\Delta \mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}=3 \mathrm{~dB}$ | - | - | 5 | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\mathrm{d}}$ | de-assert time | $\Delta \mathrm{V}_{\mathrm{i}(\mathrm{p}-\mathrm{p})}=3 \mathrm{~dB}$ | - | - | 5 | $\mu \mathrm{~s}$ |

Reference frequency input; pins CREF and CREFQ

| $\mathrm{V}_{\mathrm{i}(\text { p-p) }}$ | input voltage (peak-to-peak <br> value) | single-ended | 50 | - | 1000 | mV |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{V}_{\mathrm{I}}$ | input voltage |  | $\mathrm{V}_{\mathrm{CC}}-1$ | - | $\mathrm{V}_{\mathrm{CC}}+0.25$ | V |
| $\mathrm{Z}_{\mathrm{i}}$ | input impedance | single-ended to $\mathrm{V}_{\mathrm{CC}}$ | 40 | 50 | 60 | $\Omega$ |
| $\Delta \mathrm{f}_{\mathrm{CREF}}$ | reference clock frequency <br> accuracy requirement | for SDH/SONET <br> operation | -20 | - | +20 | ppm |
| $\mathrm{f}_{\text {CREF }}$ | reference clock frequency | see Table 8; <br> $\mathrm{R}=1,2,4$ or 8 | $18 \times \mathrm{R}$ | $19.44 \times \mathrm{R}$ | $21 \times \mathrm{R}$ | MHz |

## PLL characteristics

| $\mathrm{t}_{\text {acq }}$ | acquisition time | $30 \mathrm{Mbits} / \mathrm{s}$ | - | - | 200 | $\mu \mathrm{~s}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{t}_{\text {acq(pc) }}$ | acquisition time at power cycle | $30 \mathrm{Mbits} / \mathrm{s}$ | - | - | 10 | ms |
| $\mathrm{t}_{\text {acq(o) }}$ | acquisition time octave change | $30 \mathrm{Mbits} / \mathrm{s}$ | - | - | 10 | $\mu \mathrm{~s}$ |
| TDR | transitionless data run | $30 \mathrm{Mbits} / \mathrm{s}$ | - | 1000 | - | bits |

$30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s
A-rate ${ }^{\text {TM }}$ fibre optic receiver

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Jitter tolerance |  |  |  |  |  |  |
| $\mathrm{J}_{\text {tol(p-p) }}$ | jitter tolerance (peak-to-peak value) | $\begin{aligned} & \text { STM1/OC3 mode } \\ & \text { (ITU-T G.958); } \\ & \text { PRBS (2 } 2^{31}-1 \text { ) } \\ & \mathrm{f}=6.5 \mathrm{kHz} \\ & \mathrm{f}=65 \mathrm{kHz} \\ & \mathrm{f}=1 \mathrm{MHz} \end{aligned}$ | $\begin{array}{\|l} 3 \\ 0.3 \\ 0.3 \end{array}$ | $\begin{aligned} & >10 \\ & >1 \\ & >0.5 \end{aligned}$ | $-$ | UI <br> UI <br> UI |
|  |  | $\begin{aligned} & \hline \text { STM4/OC12 mode } \\ & \text { (ITU-T G.958); } \\ & \text { PRBS (231-1) } \\ & \mathrm{f}=25 \mathrm{kHz} \\ & \mathrm{f}=250 \mathrm{kHz} \\ & \mathrm{f}=5 \mathrm{MHz} \end{aligned}$ | $\begin{array}{\|l} 3 \\ 0.3 \\ 0.3 \end{array}$ | $\begin{aligned} & >10 \\ & >1 \\ & >0.5 \end{aligned}$ |  | UI <br> UI <br> UI |
|  |  | $\begin{aligned} & \hline \text { STM16/OC48 mode } \\ & \text { (ITU-T G.958); } \\ & \text { PRBS (2 } 2^{31-1)} \\ & f=100 \mathrm{kHz} \\ & f=1 \mathrm{MHz} \\ & f=20 \mathrm{MHz} \end{aligned}$ | $\begin{aligned} & 3 \\ & 0.3 \\ & 0.3 \end{aligned}$ | $\begin{array}{\|l\|} \hline 10 \\ 1 \\ 0.5 \end{array}$ |  | UI <br> UI <br> UI |

## Notes

1. Default settings: UI = LOW (pre-programmed mode, see Table 1); DR0 = LOW, DR1 = HIGH, DR2 = LOW (STM16/OC48); INSEL = HIGH (limiter 1 is active); WINSIZE $=$ HIGH (1000 ppm); ENBA $=$ HIGH (automatic byte alignment); ENLOUTQ = HIGH (DOUT, COUT disabled); ENLINQ = HIGH (DLOOP, CLOOP disabled); DMXR0 $=\mathrm{HIGH}, \mathrm{DMXR} 1=\mathrm{HIGH}(\mathrm{DMX}$ ratio is $1: 16) ; \operatorname{CREF}(\mathrm{Q})=19.44 \mathrm{MHz} ;$ LOSTH2 is not connected (LOS2 switched off); D00(Q) to D15(Q), FP(Q), PARITY(Q), POCLK(Q) and PRSCLO(Q) are not connected.
2. The output swing is adjustable in 16 steps controlled by bits RFS in $I^{2} \mathrm{C}$-bus register CBH .
3. The output swing is adjustable in 16 steps controlled by bits MFS in $\mathrm{I}^{2} \mathrm{C}$-bus register C 8 H . In standard LVPECL mode only swing = 12 (default) should be used.
4. With $50 \%$ duty cycle.
5. The slice level is adjustable in 256 steps controlled by $\mathrm{I}^{2} \mathrm{C}$-bus registers COH and C 1 H .
6. The hysteresis is adjustable in 8 steps controlled by bits HYS1 and HYS2 in $\mathrm{I}^{2} \mathrm{C}$-bus registers BDH and BFH.
7. The RF input is protected against a differential overvoltage; the maximum input current is 30 mA .
$30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s
A-rate ${ }^{\text {TM }}$ fibre optic receiver


Fig. 12 Suply current per parallel output.


Fig. 13 Output voltage swing of parallel output.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

 A-rate ${ }^{\text {TM }}$ fibre optic receiver

Serial outputs are default off.
Fig. 14 Supply current per serial output.


Fig. 15 Output voltage swing of serial output.
$30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s
A-rate ${ }^{\text {TM }}$ fibre optic receiver


Fig. 16 Standard PECL mode.


Fig. 17 Floating PECL mode (DC coupled).
$30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s
A-rate ${ }^{\text {TM }}$ fibre optic receiver


Fig. 18 Floating LVPECL mode (AC coupled).


Fig. 19 CML AC coupled mode.
$30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s A-rate ${ }^{\text {TM }}$ fibre optic receiver


Fig. 20 CML DC coupled mode.



The timing is measured from the cross-over point of the clock input signal to the cross-over point of the data input.
Fig. 22 Loop mode input timing.


The timing is measured from the cross-over point of the clock output signal to the cross-over point of the data output (all signals are differential).
Fig. 23 Parallel bus output timing.

# $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s A-rate ${ }^{\text {TM }}$ fibre optic receiver 

## PACKAGE OUTLINE

HTQFP100: plastic, heatsink thin quad flat package; 100 leads; body $14 \times 14 \times 1.0 \mathrm{~mm}$
SOT638-1


DIMENSIONS (mm are the original dimensions)

| UNIT | A max. | $\mathrm{A}_{1}$ | $\mathrm{A}_{2}$ | $A_{3}$ | $\mathbf{b}_{\mathrm{p}}$ | c | $D^{(1)}$ | $\mathrm{D}_{\mathrm{h}}$ | $E^{(1)}$ | $E_{h}$ | e | $H_{D}$ | $\mathrm{H}_{\mathrm{E}}$ | L | $L_{p}$ | v | w | y | $\mathrm{Z}_{\mathrm{D}}{ }^{(1)}$ | $Z_{E}{ }^{(1)}$ | $\theta$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm | 1.2 | $\begin{aligned} & 0.15 \\ & 0.05 \end{aligned}$ | $\begin{aligned} & 1.05 \\ & 0.95 \end{aligned}$ | 0.25 | $\begin{aligned} & 0.27 \\ & 0.17 \end{aligned}$ | $\begin{aligned} & 0.20 \\ & 0.09 \end{aligned}$ | $\begin{aligned} & 14.1 \\ & 13.9 \end{aligned}$ | $\begin{aligned} & 7.1 \\ & 6.1 \end{aligned}$ | $\begin{aligned} & 14.1 \\ & 13.9 \end{aligned}$ | $\begin{aligned} & 7.1 \\ & 6.1 \end{aligned}$ | 0.5 | $\begin{array}{\|l\|} \hline 16.15 \\ 15.85 \end{array}$ | $\begin{aligned} & 16.15 \\ & 15.85 \end{aligned}$ | 1.0 | $\begin{aligned} & 0.75 \\ & 0.45 \end{aligned}$ | 0.2 | 0.08 | 0.08 | $\begin{aligned} & 1.15 \\ & 0.85 \end{aligned}$ | $\begin{aligned} & 1.15 \\ & 0.85 \end{aligned}$ | $\begin{aligned} & 7^{\circ} \\ & 0^{\circ} \end{aligned}$ |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE VERSION | REFERENCES |  |  | EUROPEAN PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | EIAJ |  |  |
| SOT638-1 |  |  |  | $\square \bigcirc$ | 01-03-30 |

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic receiver

## SOLDERING

## Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

## Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from
215 to $250^{\circ} \mathrm{C}$. The top-surface temperature of the packages should preferable be kept below $220^{\circ} \mathrm{C}$ for thick/large packages, and below $235^{\circ} \mathrm{C}$ for small/thin packages.

## Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
- larger than or equal to 1.27 mm , the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
- smaller than 1.27 mm , the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.
The footprint must incorporate solder thieves at the downstream end.
- For packages with leads on four sides, the footprint must be placed at a $45^{\circ}$ angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at $250^{\circ} \mathrm{C}$.
A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

## Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage ( 24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to $300^{\circ} \mathrm{C}$.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and $320^{\circ} \mathrm{C}$.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic receiver

Suitability of surface mount IC packages for wave and reflow soldering methods

| PACKAGE ${ }^{(1)}$ | SOLDERING METHOD |  |
| :---: | :---: | :---: |
|  | WAVE | REFLOW ${ }^{(2)}$ |
| BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA | not suitable | suitable |
| HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS | not suitable ${ }^{(3)}$ | suitable |
| PLCC(4), SO, SOJ | suitable | suitable |
| LQFP, QFP, TQFP | not recommended(4)(5) | suitable |
| SSOP, TSSOP, VSO | not recommended ${ }^{(6)}$ | suitable |

## Notes

1. For more detailed information on the BGA packages refer to the "(LF)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
4. If wave soldering is considered, then the package must be placed at a $45^{\circ}$ angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm .
6. Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm ; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm .

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s

A-rate ${ }^{\text {TM }}$ fibre optic receiver

## DATA SHEET STATUS

| DATA SHEET STATUS ${ }^{(1)}$ | PRODUCT <br> STATUS |  |
| :--- | :--- | :--- |
| Objective data | Development | DEFINITIONS |
| Preliminary data | This data sheet contains data from the objective specification for product <br> development. Philips Semiconductors reserves the right to change the <br> specification in any manner without notice. |  |
| Qualification | This data sheet contains data from the preliminary specification. <br> Supplementary data will be published at a later date. Philips <br> Semiconductors reserves the right to change the specification without |  |
| notice, in order to improve the design and supply the best possible |  |  |
| product. |  |  |

## Notes

1. Please consult the most recently issued data sheet before initiating or completing a design.
2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

## DEFINITIONS

Short-form specification - The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition - Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information - Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

## DISCLAIMERS

Life support applications - These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.
Right to make changes - Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

## $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{\text {TM }}$ fibre optic receiver

## PURCHASE OF PHILIPS I²C COMPONENTS

Purchase of Philips $I^{2} \mathrm{C}$ components conveys a license under the Philips' $\mathrm{I}^{2} \mathrm{C}$ patent to use the components in the $\mathrm{I}^{2} \mathrm{C}$ system provided the system conforms to the $\mathrm{I}^{2} \mathrm{C}$ specification defined by Philips. This specification can be ordered using the code 939839340011.

# $30 \mathrm{Mbits} / \mathrm{s}$ up to 3.2 Gbits/s <br> A-rate ${ }^{T M}$ fibre optic receiver 

## NOTES

## Philips Semiconductors - a worldwide company

## Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 402724825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

